Abstract: In this paper, a new layout technique for improving drain efficiency of the switched capacitor power amplifier (SCPA) is proposed. To minimize the line length from the output capacitors to the output, capacitors and amplifiers are placed around the output pad. This reduces parasitic capacitances and resistances of the output line. Simulation result shows 3% improvement in the drain efficiency. The fabricated test chip achieves 24% drain efficiency at 7 dB back-off while delivering 11 dBm output.
Introduction
M2M (Machine To Machine) communication is attracting a research interest as the next generation communication system. A variety of things connected to the system are controlled by using data delivered from wireless sensors. Recently, the IEEE 802.11ah is being developed targeting wireless sensor node, which operates at subGHz license-exempt bands to provide improved transmission range as compared to the WLANs at 2.4/5 GHz bands. Besides, in the IEEE 802.11ah, each channel is placed closed to the next channel, resulting the channel placement more crowded than the WLANs.
Since the IEEE 802.11ah employs orthogonal frequency division multiplexing (OFDM) signal which has a large peak-to-average ratio (PAR), it is highly required to develop a power amplifier (PA) that offers excellent efficiency with high linearity.
While using a linear PA with large back-off is a standard choice, the digital power amplifier (DPA) gains considerable interest as a possible alternative [1, 2, 3, 4, 5] . In [4] and [5] , Yoo et al. proposed a switched capacitor PA (SCPA) which comprises an array of capacitors that are switched either to the supply voltage or ground at the RF carrier frequency. The SCPA can be viewed as digitallymodulated envelope elimination and restoration (EER) that achieves high average efficiency with superior linearity.
Considering the usage as wireless sensor devices, low power dissipation is one of the most important elements to maximize battery lifetime. Therefore, the SCPA can be considered as a good candidate. However, in actual implementation the drain efficiency is significantly degraded due to parasitic elements, in particular those at the output terminal of the SCPA output.
In this paper, we propose a layout technique to enhance the drain efficiency by minimizing parasitic elements of the SCPA output line. Under the ideal condition, output voltage of the SCPA is proportional to the number of active class-D PA determined by AM Code. Hence, output voltage is written as Eq. (1) where N is the bit-width of AM Code and n is the number of activated class-D PAs [4] .
In an inactive mode, the gate voltages of both PMOS and NMOS transistors are become high, connecting the input of C s0 to V SS . In an active mode, the square voltage wave form at carrier frequency f c is applied to both PMOS and NMOS transistors. The drain voltages are switched between power supply voltage V DD and V SS , generating a square wave output at f c . The SCPA's output is filtered by the resonance circuit and matching network, delivering a sine wave output to the 50 Ω load.
Even though the SCPA achieves high efficiency, the parasitic elements on the output line degrade drain efficiency. In the next chapter, we analyze the impact of these parasitic elements on the SCPA.
3 Theoretical analysis of drain efficiency for SCPA Fig. 2 shows the circuit diagram of the SCPA including parasitic capacitance and resistance.
In Fig. 2 , C p represents the total parasitic capacitance of the output lines which connect output capacitors to the output pad. R on is the ON resistance of the final stage transistors. R l is the total equivalent resistance of the wirings. C s is the total capacitance of the output capacitors. C d is the total parasitic capacitance of all the output transistors. C l is the total parasitic capacitance of the wirings which connects the amplifier to the output capacitor.
To have better understanding of the analysis, we start with the simplified equivalent circuit shown in Fig. 3 where parasitic capacitance is ignored. In Fig. 3 , R load is the load impedance looked into the matching network from the SCPA and R p is the total of the parasitic resistance of the wirings as well as output transistor ON resistance, bonding wire of the SCPA output and the resonant inductor L. V 1 is the peak-to-peak voltage applied to R p þ R load . N is the total number of capacitors C s0 , and n is the number of capacitors C s0 whose bottom plates are switched between V DD and V SS . The output power P out (the power supplied to the total resistance R p þ R load ) and P load (the power supplied to R load ) are given by the following equations [4] .
Assuming that the switching operation of the capacitors is ideal, the dynamic power required for charging and discharging the capacitor array is expressed as
where C in is the total capacitance seen from power supply. Since C s and L form the loss-less resonant circuit, the total power P dc (the total power consumption of the SCPA) is equal to the sum of P out and P SC . Then the drain efficiency η is derived as
Next, considering the parasitic capacitances C p , C l and C d , the equivalent circuit is modified as Fig. 4 . This can be further simplified to Thevenin equivalent circuit shown in Fig. 5 . Fig. 5 , the peak-to-peak voltage applied to R p þ R load is calculated as
Substituting Eq. (6) into (2), P out is given by
Then, the power supplied to the load resistance is calculated as follows.
To calculate the capacitance seen from the power supply, we use the equivalent circuit shown in Fig. 6 . From Fig. 6 , the total capacitance C in is given as
Substituting Eq. (4), (7), (8) and (9) into (5), the drain efficiency η is calculated as follows.
For simplification, we assume R p is constant regardless of n, which is given by
where R WL is the total resistance of the bonding wire and the resonant inductor L. From Eq. (8), (10) and (11), P load and η of the SCPA are expressed as follows. Based on Eq. (12) and (13), C p adversely affects P load and η because it determines the ratio between the power generated by the PA and the power delivered to the load. On the other hand, C d and C l affect only η. This is because charge and discharge currents are increased by C d and C l , but they do not change the voltage swing at the output node. From these observations, it is understood that reducing C p is effective to improve both P load and η.
Clover shape layout technique
In conventional DPA layout, output transistors are placed close to each other in straight line to minimize process variation [6] . In the SCPA, capacitors and amplifiers are also placed in the same way. Fig. 7 shows the typical SCPA layout which we name "rectangular shape layout". Each unit is composed of identical capacitors and amplifiers which are placed in the straight line. The output lines from each output capacitor to the output pad are connected by shortest route. In this layout, the output line length between the output pad to the output capacitors depends on the placement of capacitors. For example, center capacitors connected to the output pad achieves shortest line length. But the capacitors are placed far away from the output pad, requiring long length routing. This results in larger parasitic capacitance, degrading drain efficiency.
Because C p affects both P load and η, series capacitors C s0 need to be placed close to the output pad to minimize C p . To satisfy this requirement, we propose a "clover layout" shown in Fig. 8 . In this layout, series capacitors C s0 are placed on the concentric circle, and the output pad is placed at a center. In addition, amplifiers are placed on the outer concentric circle next to the inside one. By using this technique, each signal routing from the output pad to the capacitor and the amplifier is minimized.
Simulation and measurement results
A test chip of the SCPA employing proposed clover layout is fabricated in 40 nm CMOS technology. In the typical layout (Fig. 7) , the minimum length from a series capacitor to the output pad is 120 µm and the maximum length is 980 µm. In the proposed layout (Fig. 8) , the minimum length is 105 µm and the maximum length is 350 µm which is about one-third of the conventional approach. Fig. 9 shows the simulation results of the proposed SCPA. In this figure, green lines represent power and drain efficiency estimated by Eq. (12) and (13). The power supply voltage (V DD ) is 2.75 V and the carrier frequency (f c ) is 920 MHz. In this simulation, parasitic elements were extracted using layout parasitic extraction (LPE) in order to consider the influence of parasitic capacitance and resistance of the output wiring. Parameters are listed in Table I .
If we compare the drain efficiencies at 7 dB back-off, which are indicated by arrows in Fig. 9(a) , the proposed clover shape layout achieves 30% efficiency with 12.1 dBm output. On the other hand, the typical rectangular layout gives 27% with 
11.6 dBm. Thus, the proposed technique offers 3% improvement in the drain efficiency. Even though the drain efficiency of the clover shape layout becomes lower at higher AM code due to the large C l , this is not critical in terms of the modulated efficiency because of the large PAR of the OFDM modulation. Fig. 10 shows the measurement results. Carrier signal is provided from a PLL circuit which is fabricated on the same die. The measured drain efficiency at 7 dB back-off (P load ¼ 11 dBm) is 24% which is 6% lower than the simulated result. This will be attributed to unaccounted parasitics, but further study is required to locate sources of degradations.
Conclusion
In this work, we have proposed a SCPA layout technique that improves drain efficiency. Using this technique, output capacitors and the output pad can be connected by shortest route, minimizing parasitic capacitance and resistance. Simulation results show 3% improvement of the drain efficiency. The fabricated chip achieves 24% drain efficiency at 7 dB back-off while delivering 11 dBm output.
